

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:
Commissioner of Patents and Trademarks, Washington, D.C. 20231 on



(Date of Deposit)

6/12/01

Signature

6/12/01

(Date of Signature)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Richard D. Baertsch et al.

Serial No.: 09/774,530

: Group Art Unit: 2878

Filed: January 31, 2001

: Examiner:


For: DETECTOR FRAMING NODE
ARCHITECTURE TO
COMMUNICATE IMAGE DATA: Attn: Official Draftsman
: Allowed Date:
: Issue Batch No.

To the Assistant Commissioner for Patents

TRANSMITTAL OF FORMAL DRAWINGS

Enclosed please find 53 sheet(s) of formal drawings for the above-identified patent application.

Respectfully submitted,



John F. Thompson
Reg. No. 43,953
Telephone: (518) 387-6275
Or (518) 387-7122

Schenectady, New York

Date June 11, 2001




fig. 1




fig. 2
(PRIOR ART)




fig. 3




fig. 4
(Prior Art)





fig. 5
(Prior Art)


(PRIOR ART)

9 · 81f



(P)RIO(R ART)

✓ *•81f*



(PRIOR ART)
fig. 8

CARDIAC/SURGICAL DIGITAL X-RAY PANEL




fig. 9 (PRIOR ART)




fig. 10
(PRIOR ART)




Fig. 11 (PRIOR ART)






Fig. 12 (PRIOR ART)



(PRIOR ART)

Fig. 13.

卷之三



(PRIOR ART)

fig. 14





Fig. 15







fig. 16

Hardware system for real time radioscopic imaging

09/2000 - 09/2000







fig. 18

				length	latency	memory	offset	gbr
Panel Setup	Real Time	30	unlimited	<5 frames	host	none		
Single Frame	Post Process	-	-	Delay ~.1 sec	"	y		
Single Frame	Post Process	-	-	Delay ~.2 sec	"	y		
Real Time	Real Time	R	unlimited	<5 frames	host	none		
Real Time	Real Time	R-X	unlimited	<5 frames	"	y		
Real Time	Real Time	R-Y	unlimited	<5 frames	"	y		
Cardiac	1024 X 1024							
Rad	2048 X 2048							
Mammo	2304 X 2048							
	image size	Frames Stored						
		host memory						
Cardiac	1024 X 1024		200					
Rad	2048 X 2048		50					
Mammo	2304 X 2048		44					

fig. 19

fig. 21






fig. 22






fig. 24

FIELD PROGRAMMABLE GATE ARRAY








fig. 27




fig. 28




fig. 29




fig. 30




fig. 33




fig. 32




fig. 31




fig. 34




fig. 35





fig. 36






fig. 37




fig. 38

fig. 39




fig. 40




fig. 41





fig. 42







fig. 44

576






fig. 45




fig. 46

fig. 47

Mapping of 16 MByte PCI Address Space





fig. 48






fig. 49


Event Mnemonic	Event (showing size of arguments)	Op Code (hex)	Data (bytes)	Total (bytes)
Endq	Endq	14	0	1
Delay (T)	Delay (0xff ff ff ff)	10	4	5
Send (command, value)	Send (0xff ff ff ff, 0xff ff ff ff)	04	8	9
LoopKN (K, N)	LoopKN (0xff ff, 0xff)	0C	3	4
LoopKF (K, F)	LoopKF (0xff ff, 0xff ff ff)	0D	5	6
Wait (F)	Wait (0xff ff, ff)	09	3	4
Flag (F)	Flag (0xff ff, ff)	08	3	4

660

fig. 50

41/53

fig. 51



670

Error Mnemonic	Description of Error
FC_TIMEOUT	Timeout Expired With No ACK Detected
FC_BAD_ACK	ACK Did Not Match Transmitted Command
FC_EXTRA_ACK	Unexpected ACK Received
FC_EXTRA_CMD	New Send Event While Waiting for ACK From Previous Send
SIG_DET_N	No Input Signal Power on Fibre Channel (Cable Disconnected?)
RXERROR	Fibre Channel Data Link Unsynchronized
WRDSYNCN	
CRXS(1)	Bad Received CRC Detected (Fiber-optic Cable Problem?)
CRXS(3) & CRXS(2)	Bad Order in Link State Machine (Defective Chipset?)

fig. 52

672

42/53




fig. 53

fig. 54




fig. 55




fig. 56




fig. 57




fig. 58




fig. 59

09 · 81f

EVENT QUEUE

E0	Delay 300 ms
E1	Send Scrub
E2	Loop 2, RT1
E3	Delay 300 ms
E4	Send lm Request
E5	Delay 125 ms
E6	Delay 50 ms
E7	Flag RT2
E8	Delay 500 ms
E9	Send lm Request
E10	Delay 125 ms
E11	EndQ





fig. 6I

fig. 70


Constant Memory Format



EVENT QUEUE

fig. 62

704






fig. 63

```
sequence_begin ();
#define qv defaults:
%qv1 =('delay_qv' => 5000);
# call frame with qv's
frame_type1(NULL, \%qv1, 1);
sequence_end();
```

fig. 64

```
sub frame
{
$QVf = 'frame';
%qv = ('delay_qv' => [10000]);
%qp = ();
compile_init (@_, \%qp, \%qv, $QVf);
compile_finit ();
Delay('Delay_qv1');
```

fig. 65

```
pDFN->DFNChangeQueueVariable
(
(char *) SymName, // variable name
(char *) sndBuf, // new value
BufSize // num bytes to write
(ULONG *) & Debug // developer info
);
```

fig. 66

```

// load and run the event sequence
pDFNBeginSequenceNoMappingNoLog
  (snm,"d:\\HF.bin");
// assign data to be passed
sndBuf = 25000;
// change the queue variable
pDFN->DFNChange_QueueVariable
(
  (char *) SymName,           // variable name
  (char *) sndBuf,           // new value
  (ULONG) sizeof sndBuf,     // num bytes to write
  (ULONG *) & debug         // developer info
);

```

```
        $HFfrm = 'frame_type1';
        %qv = ('delay_qv' => [20000]);
        %qp = ();
        $image_cmd = [0x800000,0x0];
        compile_init (@_, \%qp, \%qv, $HFfrm);
        Send( $image_cmd);
        Delay('delay_qv');
        LoopKF(2, 0xAFF01);
        compile_finit();
    }
```

fig. 67

fig. 68




fig. 69





Fig. 73

